Fpga project vga工作

筛选

我最近的搜索
筛选项:
预算
类型
项技能
语言
    工作状态
    2,361 fpga project vga 搜到的工作,价格货币为 USD

    ...细节是用GPIO模仿Jtag烧录两片Xilinx的PROM. (XCF04S, XCF01S). Xilin有比较详细的方案。 见副件。 如果你们承接这类工程, 请你给我一个报价。 我们有硬件平台, 你们需要提供, 1 windows usb 的驱动, 指定等待下载的文件。 Cy7c68013A 的程序,把指定的文件烧录到目标PROM. 启动系统, 读取FPGA内部寄存器,确定烧录成功。

    $555 (Avg Bid)
    $555 平均报价
    1 个竞标
    FPGA load Flash 6 天 left
    已验证

    loading a Xilinx SPI flash from external serial source using FPGA

    $416 (Avg Bid)
    $416 平均报价
    2 个竞标

    ...DE10-Nano board from Terasic. I am trying to changing the FPGA code DE10-Nano board to add our H/W interface to it. I have trouble to get the correct starting point for the FPGA that will be used with Linux. If you are expert with this board, please help us to provide support to us. Who am I: I am a FPGA design expert, but know nothing about DE10-Nano. I

    $28 / hr (Avg Bid)
    $28 / hr 平均报价
    5 个竞标
    VHDL FPGA Project 4 天 left
    已验证

    This Project focuses on the use of VHDL language to describe a simple design and to verify its correct operation through test benches and simulations. The implementation on a specific FPGA has to allow also to obtain additional information of consumption, frequency of operation, etc. In short, it is a matter of following a design process as close to

    $132 (Avg Bid)
    $132 平均报价
    5 个竞标

    i already have the 90% of the code just need to finish 10% and guide me on running the code my my board

    $69 (Avg Bid)
    $69 平均报价
    8 个竞标

    ...compañía audiovisual, nos gustaría un logotipo que incluya varios de los diferentes cables involucrados en esta línea de trabajo. Estos cables pueden ser HDMI, fibra óptica, VGA, audio, coaxial, fuente de alimentación, etc. Estamos buscando un logotipo para el nombre completo y la misma fuente / estructura para sus siglas. PRODUCCIONES AUVI AUVI

    $22 (Avg Bid)
    $22 平均报价
    21 个竞标

    this is fairly a simple project let make now if you ca do it i will attach files read that the budget is also good $200 and i need it asap

    $99 (Avg Bid)
    $99 平均报价
    9 个竞标

    this is fairly a simple project let make now if you ca do it i will attach files read that the budget is also good $200 and i need it asap

    $142 (Avg Bid)
    $142 平均报价
    5 个竞标

    ...given two 256*256 synthesized & one SAR real time image. Implementation should be done in Matlab@Simulink and Xilinx@ System Generator environment. Implement above algorithm on FPGA Board & GPU. Simulation results should be demonstrated on MATLAB by comparing MATLAB result with Xilinx@ System Generator result for above specified 3 images with different

    $139 (Avg Bid)
    $139 平均报价
    2 个竞标

    VHDL implemented in altera de2 board

    $349 (Avg Bid)
    $349 平均报价
    5 个竞标

    Our group wants to implement a game using altera de2 cyclone ii board. Please see the attached file for the details of the game to be implemented.

    $78 (Avg Bid)
    $78 平均报价
    3 个竞标

    Responsibilities: 1. Engaged in ARM embedded software development (zynq7000 platform development); 2. Debugging WiFi driver and USB driver 3. Build and compile the ke... Build and compile the kernel driver environment 4. Realize the interaction between PS and PL 5. Porting algorithms to embedded platforms (including but not limited to ARM, FPGA, etc.)

    $2437 (Avg Bid)
    $2437 平均报价
    16 个竞标

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    $88 (Avg Bid)
    $88 平均报价
    5 个竞标

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    $177 (Avg Bid)
    $177 平均报价
    7 个竞标

    ...deconding and encoding. this will be run on an MyRIO unit so should either be written for this or easily ported from another DAQ system. Ideally it would utilise the RT Module and FPGA Module and operate with as little overhead as possible. The VI should be able the, in terms of the decoder, output a string or timestamp with the current real time LTC timecode

    $343 (Avg Bid)
    $343 平均报价
    5 个竞标

    How does the parking system work? The p...that i am authorized to park only at level 2 and there is only for example 7 vacant lots for staff in level 2. The system is : FPGA ;Nexys 2 spartan 3E, Camera connected to the FPGA, And the monitor connected via VGA to the FPGA, The gates(pairs of IR sensors) in a bread board as illustrated in the abstract.

    $766 (Avg Bid)
    $766 平均报价
    3 个竞标
    FPGA Verilog Programming 已经结束 left

    Need help program FPGA with Artix-7 using Verliog.

    $125 (Avg Bid)
    $125 平均报价
    5 个竞标

    VHDL, LTE,WiMAX,Bluetooth,RF,FPGA

    $20 / hr (Avg Bid)
    $20 / hr 平均报价
    3 个竞标

    ARM firmware with LINUX for DE10-Nano board A. Play with the evaluation board 1. Project Owner will provide a P0496 ARM Processor base on Cyclone V SE FPGA computer board (DE10-Nano board). The board will have Ethernet port and SD card. 2. Developer needs to prepare LINUX Kernel to run on embedded computer board with Ethernet TCP/IP to connect with

    $4046 (Avg Bid)
    $4046 平均报价
    21 个竞标

    Hey, I need help with Verilog / Vivado FPGA project. I'll send you details.

    $175 (Avg Bid)
    $175 平均报价
    1 个竞标

    Implement the Zen Protocol in the FPGA and update the Mining App

    $1220 (Avg Bid)
    $1220 平均报价
    3 个竞标
    FPGA peogramming, Xillinx 已经结束 left

    Need help program FPGA to communicate with TI7200 through SPI, and generate 300 and 100 Hz sine waves to drive two electric coils,

    $529 (Avg Bid)
    $529 平均报价
    15 个竞标
    FPGA Designing 已经结束 left

    Hello, I need FPGA designing expert. I have complete details of the project. Place your bids, i will share the details with the best bidder. Thank you in advance

    $56 (Avg Bid)
    $56 平均报价
    14 个竞标

    We have an in-house trading application which we intend to move to FPGA, using metamako or solarflare fdk

    $80 / hr (Avg Bid)
    $80 / hr 平均报价
    1 个竞标

    Its a small assignment. If you are an expert and have worked on it before. text me

    $129 (Avg Bid)
    $129 平均报价
    9 个竞标
    Project for TIV LAbs 已经结束 left

    Hi TIV LAbs, I noticed your profile and would like to offer you my project. We can discuss any details over chat. Have you worked on the nexys 4 ddr fpga board?

    $37 (Avg Bid)
    $37 平均报价
    1 个竞标

    ...looking for someone who can design a FPGA based X13bcd miner to mine X13bcd based coins like BCD. The design should be adaptable for possible changes in the X13bcd algorithm. Use vivado or other software make bitstream for vu9p fpga card with pcie,like xilinx vcu1525. make a miner software for ubuntu or windows. FPGA should be capable of mining with

    $2299 (Avg Bid)
    $2299 平均报价
    10 个竞标

    The main aim of the project is to design and simulate a Blackjack game model using VHDL and demonstrate it using Alter Cyclone V SoC. The inputs are taken from the player using the switches and push buttons while the output is displayed on the 7-segment display of the FPGA.

    $372 (Avg Bid)
    加精
    $372 平均报价
    3 个竞标

    1. Design platform: VIVADO 18.2 2. Chip: xcz7020CLG484-1 3. language: Verilog 4. Input is all lvds, fclk is frame clockwise, DCLK is data clock, DDR mode Data receives 16 pairs of ADC data. A pair of LVDS DATA inputs 2 channels of ADC data. FCLK is channel A data when it is high and channel B data when it is low. Output data with 32 channel bit width of 12

    $186 (Avg Bid)
    $186 平均报价
    8 个竞标
    Smart projector 已经结束 left

    I would like to create a projector that is smart so I would like it to be just like a regular projector with high quality led lights I would like the projector to have a vga hdmi and all the ports the projectors have what is going to make this smart is I would like this projector to have a capacitive touch screen and I would like the projector to be

    $1942 (Avg Bid)
    $1942 平均报价
    14 个竞标

    1. Design platform: VIVADO 18.2 2. Chip: xcz7020CLG484-1 3. language: Verilog 4. Input is all lvds, fclk is frame clockwise, DCLK is data clock, DDR mode Data receives 16 pairs of ADC data. A pair of LVDS DATA inputs 2 channels of ADC data. FCLK is channel A data when it is high and channel B data when it is low. Output data with 32 channel bit width of 12

    $150 (Avg Bid)
    $150 平均报价
    6 个竞标

    Need to Build the FPGA to HPS DMA code in Arria 10 Intel-Altera FPGA

    $392 (Avg Bid)
    $392 平均报价
    2 个竞标
    fpga pattern generator 已经结束 left

    fpga pattern generator connected to a pc starting from an evaluation board and an HDL from TI.

    $305 (Avg Bid)
    $305 平均报价
    8 个竞标
    FPGA Project 2xI2S to SPI 已经结束 left

    Project target is to have a FPGA to communicate with two I2S codecs and to provide a SPI slave connection conveying the I2S data to and from a local MCU. Testing scripts and test timings for the Altera Quartus environment are required. For the proper testing of the project deliverables, test scripts and test timings need to be created and relevant

    $140 (Avg Bid)
    $140 平均报价
    2 个竞标

    I need to perform video compression using FPGA My final aim is to get a .bit or to .bin file so that I can burn the image to my fpga and simply voila.. Kindly visit this link in order to get an insight to the board that I will be using… [登录来查看链接] I want video to

    $158 (Avg Bid)
    $158 平均报价
    4 个竞标

    I have my FPGA Xilinx Artix 7 XC7A50T development platform for my personal project. It has DDR3, Hi-speed ADC, Hi-speed DAC, UART, SPI(x2), IIC, and an Ethernet MAC. I need a complete design with microBlaze. I can provide a small example xpr prj but not yet finished. I need someone to configure and link the ip together and have it finally synthesis

    $188 (Avg Bid)
    $188 平均报价
    9 个竞标
    Vhdl code modifications 已经结束 left

    Need a vhdl expert for Vhdl Code modification. Clock divider and counter design. Code needs to be run on an fpga. Thanks

    $22 (Avg Bid)
    $22 平均报价
    12 个竞标

    I'm trying to port PYNQ over to a diligent board that is not directly supported. I'm hoping somebody has already done this that would be willing to share their SD card files with me to save me the trouble. I'm looking for PYNQ version 2.2 or 2.3. Please and thankyou.

    $143 (Avg Bid)
    $143 平均报价
    3 个竞标
    D Class Amp 已经结束 left

    Design of a D class amp. Digital Input to DAC from FPGA . VHDL files for Digital Input will be provides. Amplification part of the circuit to have a Mosfet setup. DAC and Mosfets have been selected. Full circuit simulation to be done in Tina software.

    $264 (Avg Bid)
    $264 平均报价
    11 个竞标

    Hello, I have developed the full game in verilog, but I need help with a game over screen to pop up with the player loses all of his lives or a win screen with the player has beaten the game. I will provide you with all the code, mifs, rams, and I just need help to implement the win and game over screens.

    $233 (Avg Bid)
    $233 平均报价
    3 个竞标
    ProjectDone 已经结束 left

    The project is over VHDL using Vivado software, and it contains five smaller parts. have a fun with FPGA and hardware language.

    $18 / hr (Avg Bid)
    $18 / hr 平均报价
    12 个竞标
    abiramiamanm 已经结束 left

    vlsi coding using QUARTUS II software FPGA

    $19 (Avg Bid)
    $19 平均报价
    3 个竞标

    We are looking for an implementation of a FPGA SATA-to-SATA bridge. Design should be made in VHDL and be compatible to Xilinx Aritx-7 Series. The FPGA should receive SATA as a device (SATA device controller) and forward these information after processing to one or two SATA devices as SATA host (SATA host Controller).

    $3341 (Avg Bid)
    $3341 平均报价
    11 个竞标

    ...de la arquitectura del juego de instrucciones del RISC-V. El microcontrolador debe ser descrito en SystemVerilog de modo que sea sintetizable y pueda ser implementado en una FPGA Cyclone IV de Altera. Su validación experimental se realizará en el laboratorio mediante una aplicación sencilla propuesta por cada grupo que haga uso de los recursos hardware

    $228 (Avg Bid)
    $228 平均报价
    2 个竞标
    Digital To Analoge 已经结束 left

    ...Piazo Printhead. I am looking for a engineer with experience in sending Digital Data to a DAC setup and amplified via Mosfets. Digital Data will be implemented on a Xilinx FPGA. Trapezoidal waveform needs to be written in VHDL so that circuit and Code simulation can be done in Tina software. An explanation of the VHDL code to be supplied so that

    $101 (Avg Bid)
    $101 平均报价
    2 个竞标

    Develope script in XILINX ISE FPGA using nexys 4 ddr card Language VHDL For calculator

    $44 (Avg Bid)
    $44 平均报价
    4 个竞标
    Programacion en Verilog 已经结束 left

    ...de la arquitectura del juego de instrucciones del RISC-V. El microcontrolador debe ser descrito en SystemVerilog de modo que sea sintetizable y pueda ser implementado en una FPGA Cyclone IV de Altera. Su validación experimental se realizará en el laboratorio mediante una aplicación sencilla propuesta por cada grupo que haga uso de los recursos hardware

    $242 (Avg Bid)
    $242 平均报价
    4 个竞标
    Update Miner for FPGA 已经结束 left

    Need to update VHDL and C-Code for change the communication from PCI-e to USB. The target is a Xilinx FPGA

    $627 (Avg Bid)
    $627 平均报价
    9 个竞标

    We are Hiring Good Programmer in FPGA, GPU, CUDA, MATLAB for our Company. (Removed by Freelancer.com Admin)

    $367 (Avg Bid)
    $367 平均报价
    9 个竞标

    The project is described in the uploaded file, however one can alter the project as long as keeping the equipments and the goal of the project intact

    $138 (Avg Bid)
    $138 平均报价
    7 个竞标