Assalam o alaikum !!! We are looking for electrical engineers to join our team and work on different projects related to following domains of electrical engineering: 1) Control System 2) Satellite communicati...related to following domains of electrical engineering: 1) Control System 2) Satellite communication 3) Radio frequency and microwave circuit design 4) VLSI techniques 5) Radar theory and satellite communication 6) Intelligent and adaptive systems 7) Digital design 8) Asic design Freelancers must be proficient in following: 1) Matlab / Simulink 2) Proteus 3) Multisim 4) pspice 5) LTspice 6) VHDL/Verilog coding What I am expecting: 1. Dedication to the work 2. On time delivery of work without any delay 3. Well arranged and properly formatted reports with plagiaris...
We are looking for electrical and electronics engineers with good experience in following areas: • Embedded C Programming. • VHDL/Verilog, LabVIEW/ Multisim/PSPICE • Network Simulator NS2/NS3 • Microcontroller like Arduino, Raspberry Pi, FPGA, AVR, PIC and STM32. • IDEs like Keil MDK V5, ATmel studio and MPLab XC8. • PLCs / SCADA • PCB Designing-Proteus, Eagle. • IOT Technologies like Ethernet, GSM GPRS. • HTTP Restful APIs connection for IOT Communications. Feel free to place your bid and mention your areas of expertise in your proposal. we highly encourage new freelancers to apply for this post.
using Artix 7 implement Master UFS protocol design for the UFS Host device, Feel free to contact who's have experince on Stroage's(emmc, ufs, nand e.t.c) Skills required : Verilog , VHDL , C , C++
I have a few labs im struggling with and they all follow one another. It requires VHDL, RARS and Ripes. Please contact me so I can show you the details and so we can get started on this. Thanks!
1. "idle" state: It is the state when the machine is doing nothing and is idle. In "idle" state, if power button is "on" then the state transition takes place from state "idle" to state "a" and the output is low. If power button is "off ", then the state remains in "idle". 2. "a" state: In state "a", if fill_water is 1(tha...state of the machine. In "c" state, if the water is filled that is if fill_water = 1, then the process gets completed and the state returns back to its idle state and the output is 1. Otherwise it remains in state "c". and in state a it depends on weight for example : 0-2 kilo 3 seconds to fill water 3-5 kilos 5 seconds 6-7 kilos 8 seconds for the weight 3bit...
Verilog/VhDL FPGA Asic Electronics Microcontroller
Hey I need someone who knows how to deal with integrated circuit design and vhdl
Hi, just to make sure. Do you have the Nexys 4 DDR board and vivado 2020.1 installed? Also, Do you have knowledge of multithreaded OS, in particular FreeRTOS? detail will be share in chat box
The instruction set for the processor RISC-V should be expanded. Hardware implementation of RISC-V processor with pipeline is already done (There is 5 stages of pipeline: Fetch, Decode, Execute, Memory and WriteBack). VHDL files are in attachment. The task is to upgrade this processor with 20 new instructions. For each instructions there is possibility of appearance of the hazard. Every hazard must be resolved. In the documentation there is explanation for the hazards as well as their elimination. Also, in VHDL files, there is implementation of blocks which remove hazards. Just ADD, AND, SUB and OR instructions are implemented in RISC-V. Current implementation of RISC-V support just this 5 instructions, so update of RISC-V is need it for 20+ new instructions For interactive ...
Hi, just to make sure. Do you have the Nexys 4 DDR board and vivado 2020.1 installed? Also, Do you have knowledge of multithreaded OS, in particular FreeRTOS?
design a single cycle mips proccessor computer Architecture vhdl
Knowledge in integrated circuit design and vhdl
There are about 10 prompts (design + testbench) that need to be written in Verilog. Message me personally for the prompts. I need it done as soon as possible.
Hi Prabhakantha I., are you familiar with verilog vivado?
Hi Chhanda H., are you familiar with verilog vivado?
Hi Moatasem M., are you familiar with verilog vivado?
Hi Abdullah E.,are you familiar with verilog vivado?
Hi Priyanka P., are you familiar with verilog vivado?
Hi Dhushyanth S., are you familiar with verilog vivado?
Hi Loganathan N., are you familiar with verilog vivado?
Hi Olaide Grace E., are you familiar with verilog vivado?
Hi Kashif Ali K., are you familiar with verilog vivado>
Hi Moaz Khaled Feriz K., are you familiar with verilog vivado?
Hi Mohammed Ibrahim, are you familiar with verilog vivado?
Hi Muhammad A., are you familiar with vivado verilog?
Hi Miftahul Arrijal R., are you able to work on a vivado verilog project?
Hi Akhila G., I noticed your profile and would like to offer you my vivado verilog project. We can discuss any details over chat.
Hi Ahmed8033, I noticed your profile and would like to offer you my vivado verilog project. We can discuss any details over chat.
Hi Muhammad Usman A., I noticed your profile and would like to offer you my vhdl vivado project. We can discuss any details over chat.
Hi Haider A., I noticed your profile and would like to offer you my vivado vhdl project. We can discuss any details over chat.
