Verilog vhdl工作

筛选

我最近的搜索
筛选项:
预算
类型
技能
语言
    工作状态
    4,531 verilog vhdl 份搜到的工作,货币单位为 USD

    Assalam o alaikum !!! We are looking for electrical engineers to join our team and work on different projects related to following domains of electrical engineering: 1) Control System 2) Satellite communicati...related to following domains of electrical engineering: 1) Control System 2) Satellite communication 3) Radio frequency and microwave circuit design 4) VLSI techniques 5) Radar theory and satellite communication 6) Intelligent and adaptive systems 7) Digital design 8) Asic design Freelancers must be proficient in following: 1) Matlab / Simulink 2) Proteus 3) Multisim 4) pspice 5) LTspice 6) VHDL/Verilog coding What I am expecting: 1. Dedication to the work 2. On time delivery of work without any delay 3. Well arranged and properly formatted reports with plagiaris...

    $162 (Avg Bid)
    $162 平均报价
    9 个竞标

    We are looking for electrical and electronics engineers with good experience in following areas: • Embedded C Programming. • VHDL/Verilog, LabVIEW/ Multisim/PSPICE • Network Simulator NS2/NS3 • Microcontroller like Arduino, Raspberry Pi, FPGA, AVR, PIC and STM32. • IDEs like Keil MDK V5, ATmel studio and MPLab XC8. • PLCs / SCADA • PCB Designing-Proteus, Eagle. • IOT Technologies like Ethernet, GSM GPRS. • HTTP Restful APIs connection for IOT Communications. Feel free to place your bid and mention your areas of expertise in your proposal. we highly encourage new freelancers to apply for this post.

    $155 (Avg Bid)
    $155 平均报价
    17 个竞标

    using Artix 7 implement Master UFS protocol design for the UFS Host device, Feel free to contact who's have experince on Stroage's(emmc, ufs, nand e.t.c) Skills required : Verilog , VHDL , C , C++

    $4634 (Avg Bid)
    $4634 平均报价
    7 个竞标

    I have a few labs im struggling with and they all follow one another. It requires VHDL, RARS and Ripes. Please contact me so I can show you the details and so we can get started on this. Thanks!

    $158 (Avg Bid)
    $158 平均报价
    7 个竞标
    Fpga project 1 天 left

    1. "idle" state: It is the state when the machine is doing nothing and is idle. In "idle" state, if power button is "on" then the state transition takes place from state "idle" to state "a" and the output is low. If power button is "off ", then the state remains in "idle". 2. "a" state: In state "a", if fill_water is 1(tha...state of the machine. In "c" state, if the water is filled that is if fill_water = 1, then the process gets completed and the state returns back to its idle state and the output is 1. Otherwise it remains in state "c". and in state a it depends on weight for example : 0-2 kilo 3 seconds to fill water 3-5 kilos 5 seconds 6-7 kilos 8 seconds for the weight 3bit...

    $53 (Avg Bid)
    $53 平均报价
    11 个竞标
    Integrated circuit design 已经结束 left

    Verilog/VhDL FPGA Asic Electronics Microcontroller

    $93 (Avg Bid)
    $93 平均报价
    15 个竞标

    Hey I need someone who knows how to deal with integrated circuit design and vhdl

    $19 / hr (Avg Bid)
    $19 / hr 平均报价
    12 个竞标

    Hi, just to make sure. Do you have the Nexys 4 DDR board and vivado 2020.1 installed? Also, Do you have knowledge of multithreaded OS, in particular FreeRTOS? detail will be share in chat box

    $272 (Avg Bid)
    $272 平均报价
    4 个竞标

    The instruction set for the processor RISC-V should be expanded. Hardware implementation of RISC-V processor with pipeline is already done (There is 5 stages of pipeline: Fetch, Decode, Execute, Memory and WriteBack). VHDL files are in attachment. The task is to upgrade this processor with 20 new instructions. For each instructions there is possibility of appearance of the hazard. Every hazard must be resolved. In the documentation there is explanation for the hazards as well as their elimination. Also, in VHDL files, there is implementation of blocks which remove hazards. Just ADD, AND, SUB and OR instructions are implemented in RISC-V. Current implementation of RISC-V support just this 5 instructions, so update of RISC-V is need it for 20+ new instructions For interactive ...

    $115 (Avg Bid)
    $115 平均报价
    3 个竞标

    Hi, just to make sure. Do you have the Nexys 4 DDR board and vivado 2020.1 installed? Also, Do you have knowledge of multithreaded OS, in particular FreeRTOS?

    $113 (Avg Bid)
    $113 平均报价
    4 个竞标

    design a single cycle mips proccessor computer Architecture vhdl

    $150 (Avg Bid)
    $150 平均报价
    10 个竞标
    Integrated circuit design 已经结束 left

    Knowledge in integrated circuit design and vhdl

    $16 / hr (Avg Bid)
    $16 / hr 平均报价
    9 个竞标

    There are about 10 prompts (design + testbench) that need to be written in Verilog. Message me personally for the prompts. I need it done as soon as possible.

    $26 (Avg Bid)
    $26 平均报价
    9 个竞标
    Project for Fouwad M. 已经结束 left

    Hi Fouwad M.,are you familiar with verilog vivado?

    $20 (Avg Bid)
    $20 平均报价
    1 个竞标

    Hi Prabhakantha I., are you familiar with verilog vivado?

    $20 (Avg Bid)
    $20 平均报价
    1 个竞标
    Project for Waleed A. 已经结束 left

    Hi Waleed A., are you familiar with verilog vivado?

    $20 (Avg Bid)
    $20 平均报价
    1 个竞标

    Hi Chhanda H., are you familiar with verilog vivado?

    $20 (Avg Bid)
    $20 平均报价
    1 个竞标
    Project for Quan D. -- 2 已经结束 left

    Hi Quan D., are you familiar with verilog vivado?

    $25 (Avg Bid)
    $25 平均报价
    1 个竞标
    Project for Krishna G. 已经结束 left

    Hi Krishna G., are you familiar with verilog vivado?

    $25 (Avg Bid)
    $25 平均报价
    1 个竞标
    Project for Iqra J. 已经结束 left

    Hi Iqra J., are you familiar with verilog vivado?

    $20 (Avg Bid)
    $20 平均报价
    1 个竞标
    Project for Moatasem M. 已经结束 left

    Hi Moatasem M., are you familiar with verilog vivado?

    $25 (Avg Bid)
    $25 平均报价
    1 个竞标
    Project for Abdullah E. 已经结束 left

    Hi Abdullah E.,are you familiar with verilog vivado?

    $20 (Avg Bid)
    $20 平均报价
    1 个竞标
    Project for Chhanda H. 已经结束 left

    Hi Chhanda H., are you familiar with verilog vivado?

    $20 (Avg Bid)
    $20 平均报价
    1 个竞标
    Project for Quan D. 已经结束 left

    Hi Quan D.,are you familiar with verilog vivado?

    $20 (Avg Bid)
    $20 平均报价
    1 个竞标
    Project for Minu G. 已经结束 left

    Hi Minu G., are you familiar with verilog vivado?

    $20 (Avg Bid)
    $20 平均报价
    1 个竞标
    Project for Priyanka P. 已经结束 left

    Hi Priyanka P., are you familiar with verilog vivado?

    $15 (Avg Bid)
    $15 平均报价
    1 个竞标
    Project for Dhushyanth S. 已经结束 left

    Hi Dhushyanth S., are you familiar with verilog vivado?

    $20 (Avg Bid)
    $20 平均报价
    1 个竞标
    Project for Muneeb A. 已经结束 left

    Hi Muneeb A., are you familiar with verilog vivado?

    $20 (Avg Bid)
    $20 平均报价
    1 个竞标
    Project for Hyungok T. 已经结束 left

    Hi Hyungok T., are you familiar with verilog vivado?

    $20 (Avg Bid)
    $20 平均报价
    1 个竞标
    Project for Aya S. 已经结束 left

    Hi Aya S.,are you familiar with verilog vivado?

    $15 (Avg Bid)
    $15 平均报价
    1 个竞标
    Project for Omar I. 已经结束 left

    Hi Omar I., are you familiar with verilog vivado?

    $15 (Avg Bid)
    $15 平均报价
    1 个竞标
    Project for Thushar J. 已经结束 left

    Hi Thushar J., are you familiar with verilog vivado?

    $15 (Avg Bid)
    $15 平均报价
    1 个竞标
    Project for Dieu T. 已经结束 left

    Hi Dieu T., are yiu familiar with verilog vivado?

    $15 (Avg Bid)
    $15 平均报价
    1 个竞标
    Project for Loganathan N. 已经结束 left

    Hi Loganathan N., are you familiar with verilog vivado?

    $10 (Avg Bid)
    $10 平均报价
    1 个竞标

    Hi Olaide Grace E., are you familiar with verilog vivado?

    $20 (Avg Bid)
    $20 平均报价
    1 个竞标
    Project for Kashif Ali K. 已经结束 left

    Hi Kashif Ali K., are you familiar with verilog vivado>

    $15 (Avg Bid)
    $15 平均报价
    1 个竞标
    Project for Mohamed F. 已经结束 left

    Hi Mohamed F., are you familiar with verilog vivado?

    $15 (Avg Bid)
    $15 平均报价
    1 个竞标
    Project for Rahul B. 已经结束 left

    Hi Rahul B., are you familiar with verilog vivado?

    $20 (Avg Bid)
    $20 平均报价
    1 个竞标
    Project for Mishka T. 已经结束 left

    Hi Mishka T., are you familiar with verilog vivado?

    $15 (Avg Bid)
    $15 平均报价
    1 个竞标
    Project for Asad S. 已经结束 left

    Hi Asad S., are you familiar with verilog vivado?

    $20 (Avg Bid)
    $20 平均报价
    1 个竞标
    Project for Zain Ul A. 已经结束 left

    Hi Zain Ul A., are you familiar with verilog vivado?

    $15 (Avg Bid)
    $15 平均报价
    1 个竞标

    Hi Moaz Khaled Feriz K., are you familiar with verilog vivado?

    $15 (Avg Bid)
    $15 平均报价
    1 个竞标
    Project for Islam M. 已经结束 left

    Hi Islam M., are you familiar with verilog vivado?

    $20 (Avg Bid)
    $20 平均报价
    1 个竞标

    Hi Mohammed Ibrahim, are you familiar with verilog vivado?

    $20 (Avg Bid)
    $20 平均报价
    1 个竞标
    Project for Muhammad A. 已经结束 left

    Hi Muhammad A., are you familiar with vivado verilog?

    $20 (Avg Bid)
    $20 平均报价
    1 个竞标

    Hi Miftahul Arrijal R., are you able to work on a vivado verilog project?

    $20 (Avg Bid)
    $20 平均报价
    1 个竞标
    Project for Akhila G. 已经结束 left

    Hi Akhila G., I noticed your profile and would like to offer you my vivado verilog project. We can discuss any details over chat.

    $15 (Avg Bid)
    $15 平均报价
    1 个竞标
    Project for Ahmed8033 已经结束 left

    Hi Ahmed8033, I noticed your profile and would like to offer you my vivado verilog project. We can discuss any details over chat.

    $20 (Avg Bid)
    $20 平均报价
    1 个竞标

    Hi Muhammad Usman A., I noticed your profile and would like to offer you my vhdl vivado project. We can discuss any details over chat.

    $15 (Avg Bid)
    $15 平均报价
    1 个竞标
    Project for Haider A. 已经结束 left

    Hi Haider A., I noticed your profile and would like to offer you my vivado vhdl project. We can discuss any details over chat.

    $15 (Avg Bid)
    $15 平均报价
    1 个竞标