Find Jobs
Hire Freelancers

Design in Verilog on the MAX10 FPGA, an electronic system that uses ADC, SERDES, Counters, Memories

$250-750 CAD

已取消
已发布超过 7 年前

$250-750 CAD

货到付款
Design in Verilog on the MAX10 FPGA, an electronic system that uses ADC, SERDES, Counters, Memories. I have only 4 days to finish this project. If you can finish on time, only then contact me, thnxs
项目 ID: 12220074

关于此项目

10提案
远程项目
活跃7 年前

想赚点钱吗?

在Freelancer上竞价的好处

设定您的预算和时间范围
为您的工作获得报酬
简要概述您的提案
免费注册和竞标工作
10威客以平均价$517 CAD来参与此工作竞价
用户头像
Dear sir I have more than 9 years experience in digital design using Verilog, please check m profile, also please message me so that we can dicuss
$555 CAD 在4天之内
4.9 (500条评论)
8.2
8.2
用户头像
Hi, I am a post graduate power electronics engineer and having very good experience in product design and development. I am excellent in embedded programming and verilog codding using pic and dspic controllers for Power projects, Boot loaders, EEprom. I designed sine wave inverters for standalone and grid tie Inverters. I designed projects like Off line UPS up to 3 KVA, synchronous rectifiers, Solar MPPT chargers, Battery chargers ,Grid tie inverters design with PLL and feedback control circuit emergency light of 66W and Online UPS control cards, Battery Charging power supplies, LED drivers for PWM controlling and dimming, SMPS, Power supplies. I have experience in schematics and PCB design experience in Altium and ORCAD. I am ready to work for you. Please contact for further discussion.
$666 CAD 在15天之内
4.8 (50条评论)
6.6
6.6
用户头像
Hello, My name is Mohamed. I have 5 years experience in Digital design and HDL. I checked your project description about implementing Verilog code on MAx10 FPGA for ADC, SERDES, Counters, Memories. I can handle your task in the deadline and deliver it with high quality contact em for more details. Rgeards
$700 CAD 在4天之内
4.9 (50条评论)
5.1
5.1
用户头像
Hi, -FPGA design engineer since last 7 years -Expertise in verilog/VHDL Please find below details of the projects TSMAC Hardware acceleration(3months) The project is to develop hardware acceleration block for TSMAC IP to reduce the overhead created in software for packet creation and detetction. CSI-2 transmitter and receiver(6months) The project is to develop CSI-2 transmitter and receiver IPs according to the mipi standards eMMC Host Controller and Device controller(3months) The project is to develop eMMC host and Device controller IP according to the JEDEC standards. Mobile camera–testing(3months) The project is to develop 3D image processing algorithms on 1K sensor from PMD technologies High resolution camera(6.5months) The project is to develop 2D and 3D image processing algorithms on 100K sensor from Infineon sensor -Test project for DDR2 accesses -Development of calibration module -Development of chain control module -Development of control signal generator -Development of Generic LUT module -Development of Divider radix-2 algorithm -Development of atan calculator -Development of MCB reader state machine Color Pipeline(15months) The project is to develop 2D and 3D image processing algorithms on Aptina sensor -Development of Generic Frame Buffer pCore -Development of data compression and data packing pCore -Development of data packing pCore Video Processing Unit(13 months) -Improvement in algorithms to reduce FPGA resource utilization and decrease latency
$555 CAD 在10天之内
4.9 (5条评论)
4.6
4.6
用户头像
Hello, I am guessing you are the employer for which I had a project a few weeks ago. I believe I can very well do this project too. Unfortunately I do not have the MAX10 FPGA board, but I hope you are able to help for some testings of the code which may be needed. The fact that I don't have the board concerns me mostly with regard to the ADC. But for the rest I believe there shouldn't be a problem. After all I have experience with programming external peripherals on the Digilent Nexys3 Spartan6 FPGA development board. I will like to discuss the project some more, to know just how easy or tough it really will be for me.
$300 CAD 在3天之内
4.9 (4条评论)
2.9
2.9
用户头像
A proposal has not yet been provided
$333 CAD 在4天之内
5.0 (2条评论)
2.9
2.9
用户头像
I have more than five years experience in RTL implementation using Verilog/VHDL. I have made interface with ADC before on vertix 7 board.
$280 CAD 在4天之内
0.0 (0条评论)
0.0
0.0

关于客户

CANADA的国旗
Scarborough, Canada
0.0
0
付款方式已验证
会员自11月 1, 2016起

客户认证

谢谢!我们已通过电子邮件向您发送了索取免费积分的链接。
发送电子邮件时出现问题。请再试一次。
已注册用户 发布工作总数
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
加载预览
授予地理位置权限。
您的登录会话已过期而且您已经登出,请再次登录。