Design of a pipelined based multiplier accumulator unit for Image processing purpose

已完成 已发布的 7 年前 货到付款
已完成 货到付款

I am doing verilog HDL for my final year project.

My title is Design of a pipelined based MAC unit for image processing purpose.

I have the sample coding but i cant run it as it contain error. Can someone please help me on that?

This is the link for my coding.

[url removed, login to view]

Thanks and please reply me soon. Its urgent

FPGA Verilog / VHDL

项目ID: #10189733

关于项目

4个方案 远程项目 活跃的7 年前

授予:

mfarag13

With +5 years of experience in digital design using Verilog HDL language. Starting from designing small architectures from microprocessor tell implementing the wifi 802.11a standard on FPGA. I'm working now on the im 更多

RM400 MYR 在10天内
(0条评论)
0.0

有4名威客正在参与此工作的竞标,均价RM561/小时

rohi1710rohi1710

I am working as FPGA design engineer since last 6 years. I have worked in image preocessing domain for 5 years. I have expertise in both verilog and vhdl. I can complete this job with greater accuracy.

RM777 MYR 在6天内
(1条评论)
0.6
ngochan1405

Hi, we have many years experience working with Xilinx/Altera FPGA and Verilog/VHDL programing languages. We can surely help you solve the problem. Could you please share more details about your issue? What is your p 更多

RM513 MYR 在3天内
(0条评论)
0.0