Digital Design - VHDL Programm

已关闭 已发布的 5 年前 货到付款
已关闭 货到付款

Vivado 2016.1 will be used.

Create a testbench and simulate it in ModelSim with the help of the

already provided script files.

Design a synchronous system in VHDL which controls a two-storied elevator (ground floor and first floor). You will implement it with a two-process FSM as described above. The clock signal has a frequency of 10 MHz. The circuit should be initialized with a high-active reset signal. After a reset the elevator is always situated at the ground floor.

The controller has six inputs (in addition to clock and reset):

Button GF inside the cabin to descend to the ground floor (gf_cab_i).

Button F1 inside the cabin to ascend to the first floor (f1_cab_i).

Button UP located on the ground floor to call the elevator cabin (gf_call_i).

Button DOWN located on the first floor to call the elevator cabin (f1_call_i).

One sensor to determine if the cabin has reached the ground floor (gf_end_i)

Another sensor to determine if the cabin has reached the first floor (f1_end_i).

The output of the FSM controls the elevator engine (engine_o):

“10” moves the cabin down.

“00” stops the cabin.

“01” moves the cabin up.

“11” illegal state.

Draw the state diagram of the controller. (Hint: there are probably four states: GF, F1, UP,

DOWN)

Code the FSM in VHDL and split it into two processes as described above

What do you think will be generated out of the VHDL code you have written (DFF or

combinatorial logic?).

Compare the two versions of FSM. What do you think are the benefits of the one-process

method and of the two-process method?

Create a testbench for your design and simulate it with ModelSim

数字设计 电子 Embedded Systems FPGA Verilog / VHDL

项目ID: #18720968

关于项目

10个方案 远程项目 活跃的5 年前

有10名威客正在参与此工作的竞标,均价€37/小时

ahmedmohamed85

Dear sir I have more than 10 years experience in digital design using vhdl please check my profile also please message me so that we can discuss

€88EUR 在1天里
(494条评论)
8.1
prefectworld

Am a solid independent specialist, I am so eager to function as a consultant, I am a diligent employee, inspired by meeting set focuses inside due dates, as it gives me a feeling of achievement. I focus on points of in 更多

€8 EUR 在2天内
(11条评论)
4.6
erprakhar22

Hi I am an experienced VLSI professional having experience of 5 years. I have completed many complicated projects and I will assure you the quality of code with lifetime support for the code given by me. I can also h 更多

€29 EUR 在2天内
(1条评论)
0.5
asicdsm

Compare the two versions of FSM. What do you think are the benefits of the one-process method and of the two-process method? With one process all outputs are DFF so they are delayed one cycle repect to the inputs.

€50EUR 在1天里
(0条评论)
0.0
tienthanhkt09

Hi there, I am interested in with this project. I'm familiar with the VHDL and Verilog design. Pls take a look in my profile. Thanks.

€55 EUR 在2天内
(0条评论)
0.0
sibtainkorai

Working in Digital System Designs and their programming in a federal govt department for more than 5 years. If bid is accepted, task will be completed in time and with your satisfaction. ENTITY ELEVATOR is PORT ( 更多

€18 EUR 在2天内
(0条评论)
0.0
eaglesofcoding

firstly i tought that ı can do this project for 50 euro but when i saw someone bidded 8 euro it maked me lough :D then i decided to do this project freely, of course if you want :)

€8 EUR 在2天内
(0条评论)
0.0
abehin98en1992

I'm an experienced FPGA engineer have expertise in RTL coding and Xilinx platforms. Im interested and willing to work in your project. Let's discuss the details

€29 EUR 在2天内
(0条评论)
0.0