关闭

Design a baseline H.264 encoder with Verilog so that it can be complied and synthesized in Xilinx or Quartus II

该项目收到13 来自天才威客的竞标,平均竞标价格为$872 USD

为像这样的项目获取免费报价
雇主工作
项目预算
$250 - $750 USD
全部竞标
13
项目描述

Some details:

1. The encoder should include intra mode and inter mode

2. The encoder can encode I frame and P frame.

3. CAVLC is used for entropy encode

4. RDO mode should be implemented and can be chosen based on needs

5. The encoder should have a design to compute the PSNR of YUV components.

6. The code should have notes to help me understand your design.

7. The project should be simulated and synthesized in QuartusII or Xilinx.

8. You should write a document to describe the target and design principle of each module and the relation between different modules.

9. The input of the encoder is a video with QCIF resolution.

10. The output is .264 bits stream. This stream can be decoded correctly with ffmpeg.

11. The last but most important, the encoder should be implemented in Verilog.

在寻找赚取金钱的机会?

  • 设定您的预算和时间框架
  • 大致描述您的建议方案
  • 为您的工作领取工资

雇用同样在该项目上竞标的威客

    • Forbes
    • The New York Times
    • Time
    • Wall Street Journal
    • Times Online