Find Jobs
Hire Freelancers

Asic design - Verilog/HDL code -Design

$250-750 USD

已取消
已发布将近 7 年前

$250-750 USD

货到付款
Analyze, design, synthesize, and simulate logic circuits using Verilog-HDL and different widely-used tools such as ModelSim
项目 ID: 14010489

关于此项目

2提案
远程项目
活跃7 年前

想赚点钱吗?

在Freelancer上竞价的好处

设定您的预算和时间范围
为您的工作获得报酬
简要概述您的提案
免费注册和竞标工作
2威客以平均价$555 USD来参与此工作竞价
用户头像
hi sir i do my final year project on FPGA kit my project was to build 8 bit processor on FPGA kit. i have great experience of verilog i can easily do that. Accept my offer thanks Note that I study special coerce of 4 credit hour with lab "ASIC Design and FPGA " .
$555 USD 在15天之内
0.0 (0条评论)
0.0
0.0
用户头像
Hi, Can we discuss the project further? I have done similar project and understood the project outline. Please give me a chance. A trial will convince you. Looking forward to work with you.
$555 USD 在10天之内
0.0 (0条评论)
0.0
0.0

关于客户

KUWAIT的国旗
Farawaniyah, Kuwait
4.9
44
付款方式已验证
会员自5月 24, 2015起

客户认证

谢谢!我们已通过电子邮件向您发送了索取免费积分的链接。
发送电子邮件时出现问题。请再试一次。
已注册用户 发布工作总数
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
加载预览
授予地理位置权限。
您的登录会话已过期而且您已经登出,请再次登录。