I would like to hire a Verilog / VHDL Designer to write any encryption code for FPGA (Stratix IV) using Quartus/ModelSim

已完成 已发布的 5 年前 货到付款
已完成 货到付款

Any encryption code (AES/RSA) written in VHDL/Verilog in Quartus II for fpga board stratix IV. Please contact for more details.

FPGA Verilog / VHDL

项目ID: #17897108

关于项目

3个方案 远程项目 活跃的5 年前

授予:

ahmedmohamed85

Dear sir I have more than 10 years experience in digital design using FPGA, please message me so that we can discuss more details Best regards

$50 USD 在1天内
(356条评论)
7.7

有3名威客正在参与此工作的竞标,均价$33/小时

engineeringexp

Master in Engineering, Electrical and Electronic Engineer, who is dynamic, reliable, resourceful, committed and organized with enthusiastic approach to succeed with a pleasant attitude. Possessing excellent analytical 更多

$25USD 在1天里
(1条评论)
1.4
reyasparveen

I have well experienced in doing such kind of jobs................................................and i will do my level best..................

$25 USD 在3天内
(0条评论)
0.0