FSM implementation using Verilog HDL

由 kamranbabarnust2
FSM implementation using Verilog HDL
FSM implementation using Verilog HDL

Implementation of a Finits State machine on FPGA using verilog HDL

image of username kamranbabarnust2 Flag of Pakistan Rawalpindi, Pakistan

关于我

I had done MS in Electrical Engineering. Also I had more than 8 years of industrial experience in the field of FPGAs and computer programming. I had worked in Verilog HDL and VHDL, C/C++, Java, Assembly, Matlab. I had worked on several FPGA, Microcontrollers and Microprocessors, Digital Signal Processing and Image Processing algorithms.

$20 美元/小时

204 评论
6.8

标签