AES using VHDL with user intrface

project is about Encryption/Decryption, i want to develop a software application that receive an input from the user, sends the data to the FPGA, the FPGA then Encrypt the data by using VHDL code for encryption.

用户接口 / IA Verilog / VHDL

项目ID： #4463558

关于项目