VHDL project
₹100-400 INR/小时
Anyone who is good in VHDL and can help me in implementing load, move, add, xor
项目ID: #19784881
关于项目
授予:
published 6 research papers on IEEE. Providing service in academic, project, training, coaching in VHDL, VerilogHDL since 2009. Experience of completing projects on Quartus, Xilinx, Modelsim, NIOS II. Worked on real 更多