In this paper, design of two different arraymultipliers are presented, one by using conditional sum (COSA) logic for addition of partial product terms and another by introducing Carry Save Adder (CSA) in partial product lines. The multipliers presented in this paper were all modeled using VHDL (Very High Speed Integration Hardware Description Language) for 32-bit unsigned data. The comparison is done on the basis of three performanceparameters i.e. Area, Speed and Power consumption. To design an efficient integrated circuit in terms of area, power and speed, has become a challenging task in modern VLSI design field. Previously in the literature, performance analysis was carried out between multiplier using Ripple carry adder (RCA) and by using CLA. In this work, same multiplier is designed by using CSA logic and compare it’s performance with the multiplier designed by using CSLA logic. Multiplier with CSA gives better result in terms of speed (78.3% improvement), area (reduced by 4.2%) and power consumption (decreased by 1.4%).
Hi,
We are a team of electronics&embedded engineer with more than 10 years of experience in designing and developing various digital and embedded systems...
We have done a lot of projects in VHDL. Also we conduct many workshops on VHDL..
Since we help engineering students to complete their academic projects, we have experienced with a lot of sensors, components, PCBs etc.
Please check our completed projects...:-)
Kindly let us know more details about this project and we can complete it together...:-)
Thank You