design testbench in SystemVerilog for TCP/UDP/IP packet generation and testing

$250-750 USD

已完成

已发布

大约 7 年前

$250-750 USD

货到付款

need to design packet generator according to input parameters (function) and compare checker of received packets according to parameters the generator/tester should be able to generate all UDP/TCP/IP fields including options for TCP/IP code should be readable, modular, well commented and easy to maintain in future target to verify ALTERA FPGA with TSE MAC

FPGA

Verilog / VHDL

项目 ID: 13856603

关于此项目

5提案

远程项目

活跃7 年前

想赚点钱吗？

电子邮箱地址

在Freelancer上竞价的好处

设定您的预算和时间范围

为您的工作获得报酬

简要概述您的提案

免费注册和竞标工作

颁发给：

@raulbehl

Hello! Please check my profile/reviews to know a bit about me. It would be great if I could help you out. I am currently working as a Verification Engineer with a leading semi-conductor company and my daily job involves working with SV/Verilog. Also, I do have Altera Modelsim installed and running on my PC. So, no installation/setup time would be required. Please do contact to discuss further. Thank you!

$555 USD 在10天之内

5.0

(52条评论)

5.7

5威客以平均价$462 USD来参与此工作竞价

@shobhitkapoor

HI I have 12+ years of experience with FPGAs and Packet Generators , please let me know further about this project. Thanks SK

$500 USD 在10天之内

4.8

(18条评论)

4.5

@manojkumardesign

1)Worked on Project module related to RISC Processor 2)Key Assignments include Asynchronous piplined Architecture design, Rank Order filter in VHDL, Modules related to AES Crypto core. I am working in bangalore for 4 years with experience in VHDL & Labview. I am new to this freelancing job but not to this field. If you work with me once, then you will always work with me in future. I can complete your work in stipulated time. Hire me, Lets work together. Looking forward to work with you. Kindly ignore the bidding time left and place the work with trust to get it completed at the earliest. Thank you :)

$300 USD 在7天之内