筛选

我最近的搜索
筛选项:
预算
类型
技能
语言
    工作状态
    3,021 fpga 份搜到的工作,货币单位为 USD

    我公司有一个项目, cy7c68013A_128 单片机的软件开发, 细节是用GPIO模仿Jtag烧录两片Xilinx的PROM. (XCF04S, XCF01S). Xilin有比较详细的方案。 见副件。 如果你们承接这类工程, 请你给我一个报价。 我们有硬件平台, 你们需要提供, 1 windows usb 的驱动, 指定等待下载的文件。 Cy7c68013A 的程序,把指定的文件烧录到目标PROM. 启动系统, 读取FPGA内部寄存器,确定烧录成功。

    $555 (Avg Bid)
    $555 平均报价
    1 个竞标

    We have a zedboard code which takes data from external adc and transfer over ethernet to pc. Everything is working fine. After data acquisition, we are transferring data of around 75k samples of 16 bit each to PC. Its taking around 3 min for transfer. Need work on data transfer rate and improve the same.

    $121 (Avg Bid)
    $121 平均报价
    3 个竞标
    FPGA xilinks 4 天 left
    已验证

    Needed specialist for modify and compile cores for xilinks FPGA ,

    $931 (Avg Bid)
    $931 平均报价
    16 个竞标
    VHDL designer -- 2 已经结束 left

    ARINC429 frame decoding on Xilinx spartan 6 or 7 FPGA based platform

    $352 (Avg Bid)
    $352 平均报价
    9 个竞标
    VHDL designer 已经结束 left

    ARINC429 frame decoding on Xilinx spartan 6 or 7 FPGA based platform

    $348 (Avg Bid)
    $348 平均报价
    5 个竞标

    Need to convert MATLAB code to synthesizable VHDL code. I am using DE2 FPGA board for testing

    $78 (Avg Bid)
    $78 平均报价
    9 个竞标

    I need a bitstream and a Linux-adapted mining software for my JungleCat with VU35P from Xillien. Freelancer will provide Bitstream and I will test its hash rate and stability. A board can also be provided for testing. Also, I need long-term support. Also write the word VCU at the end of the offer.

    $869 (Avg Bid)
    $869 平均报价
    3 个竞标

    Need to Convert MATLAB code to VHDL code. I Have a MATLAB code i want someone who can convert that code to a sytnthesizable VHDL code for ALtera FPGA.

    $76 (Avg Bid)
    $76 平均报价
    7 个竞标

    I will love to chat with you about my project. Please let me know when you can https://www.freelancer.com/projects/verilog-vhdl/FPGA-expert-34634495/details

    $10 (Avg Bid)
    $10 平均报价
    1 个竞标
    Project for Damian L. 已经结束 left

    I will love to chat with you about my project. Please let me know when you can https://www.freelancer.com/projects/verilog-vhdl/FPGA-expert-34634495/details

    $10 (Avg Bid)
    $10 平均报价
    1 个竞标
    Project for Loganathan N. 已经结束 left

    I have a project i want to talk to you about https://www.freelancer.com/projects/verilog-vhdl/FPGA-expert-34634495/details Please let me know when you have time to chat

    $10 (Avg Bid)
    $10 平均报价
    1 个竞标
    FPGA expert 已经结束 left

    We are looking for someone that has deep experience in programming FPGA for RF instances. We have a need to send and receive over 30mbps and hoping to find someone with some experience in this and can guide us through a PRACTICAL code or system they built or better yet give us some learning tutorials with what they have built.

    $164 (Avg Bid)
    $164 平均报价
    11 个竞标

    We are looking an expert over crosslink-NX to support design for a camera aggregator. We would like to hear from you, skills and experience with other projects.

    $2062 (Avg Bid)
    $2062 平均报价
    4 个竞标

    We are looking for an expert over crosslink-NX to support the design of a camera aggregator. We would like to hear from you, about your skills and experience with other projects. please describe your recent experience with similar projects

    $625 (Avg Bid)
    $625 平均报价
    2 个竞标

    Need to make a simulation and implement a novel more advanced multiplier circuit. It would be preferable if FPGA is used. It should then be documented properly

    $3 / hr (Avg Bid)
    $3 / hr 平均报价
    7 个竞标
    Project for Harish Kumar 已经结束 left

    Hi Harish Kumar,I noticed your profile and would like to offer you my project. The requirement for my project is to build a Cryptoprocessor using RISC -V Architecture on Vivaldo. We would be running a lightweight Cipher used in EV control unit (EV-ECU) . Aim is to carry out additional customization of instructi...(EV-ECU) . Aim is to carry out additional customization of instruction of Chiper, inject errors and collect data. Thereafter analyse the data obtained using AI-ML and be able to predict the type of error. The first stage is to Create the Cryptoprocessor on Vivaldo. I have found a research topic that guides on the same. . Need your guidance and help in this regard. We can discuss any details over chat.

    $15 / hr (Avg Bid)
    $15 / hr 平均报价
    1 个竞标

    Hi ePlatinum, I noticed your profile and would like to offer you my project. The requirement for my project is to build a Cryptoprocessor using RISC -V Architecture on Vivaldo. We would be running a lightweight Cipher used in EV control unit (EV-ECU) . Aim is to carry out additional customization of instructio...(EV-ECU) . Aim is to carry out additional customization of instruction of Chiper, inject errors and collect data. Thereafter analyse the data obtained using AI-ML and be able to predict the type of error. The first stage is to Create the Cryptoprocessor on Vivaldo. I have found a research topic that guides on the same. . Need your guidance and help in this regard. We can discuss any details over chat.

    $125 / hr (Avg Bid)
    $125 / hr 平均报价
    1 个竞标

    Need an expert using Vivado High Level Synthesis using C

    $32 / hr (Avg Bid)
    $32 / hr 平均报价
    7 个竞标

    - write Verilog code for steganography algorithm so that I can be implemented on FPGA - using Verilog Xilinx ise have to write module code & test bench where it can be implemented on Fpga

    $126 (Avg Bid)
    $126 平均报价
    5 个竞标
    Hardware Consulting 已经结束 left

    Consulting videocall in hardware architecture and FPGA/RTL to solve general doubts and help enlisting contents for future training.

    $18 / hr (Avg Bid)
    $18 / hr 平均报价
    1 个竞标

    I am looking for an FPGA (Verilog) expert who can help me to troubleshoot and implement the EdDSA algorithm in Xilinx Vivado Design Suite. The Vivado project file is available in the attachments and several modules of the project are already completed. Looking for an expert who can do it in 3 to 4 days. Further information will be provided in the discussion.

    $200 (Avg Bid)
    $200 平均报价
    1 个竞标

    I would like to learn more about Hardware to prepare myself to work with the development of device drivers for more complex hardware. I need someone with knowledge and/or work experience of either projecting hardware -- especially within the PCI/PCIe realm -- or developing device drivers for this kind of hardware. 1) The hardware basics: Interrupts, DMA, DRAM/SRAM(&caching), multicore & multithreading, etc - under the hoods (I know what they are, I need to understand how they work and how they interact with each other - i.e. how cpu is selected to process an interrupt). Schematics - basic notions for reading schematics, hardware documentation, etc. 2) RTL: key concepts and definitions. How and what to study about them. Where to find information. Brief introduction. 3) FPGAs: key ...

    $380 (Avg Bid)
    $380 平均报价
    5 个竞标

    Using Pynq Z2 FPGA to connect a camera (OV7670 - CMOS Sensor), and then display the video on a monitor through HDMI output. The Project is built using VHDL language and IP blocks. The purpose of this it's to build also nurual network to recognize a face/person so the camera can follow the object using servo motor.

    $651 (Avg Bid)
    $651 平均报价
    17 个竞标
    FEC RS(198, 194) 已经结束 left

    Verilog FPGA Code implementation of FEC RS(198, 194) decoder.

    $903 (Avg Bid)
    $903 平均报价
    15 个竞标
    5G RAN FPGA Design 已经结束 left

    ...have an internal project for 5G RAN FPGA design for DFE products: Skills: Job Description- Senior MTS RTL design 5G Product( 2 positions) · Candidate must have at least Bachelors or Masters EE - FPGA design experience (RTL Coding, comms, DFE(DPD, DUC, DDC, FFT, FIR, CFR) · Candidate must have verifiable experience for a minimum 6 years as a Verilog/System Verilog/ VHDL/RTL programmer with extensive Verification test bench development experience · Preferred prior project experience in 5G ORAN - RU/DU. DSP knowledge Matlab modeling is preferred. · eCPRI experience preferred . Special consideration will be given to those who have experience as 100G Ethernet or 10G Ethernet , IEEE 1588 · Knowledge of Queuing theory · Tools &nd...

    $20 / hr (Avg Bid)
    $20 / hr 平均报价
    6 个竞标

    A presença de erros em dados digitais é um problema frequente em sistemas computacionais que lidam com transmissão e armazenamento de informação. Em alguns contextos, como o de computação aproximada, admite-se uma taxa ainda maior de erros para alcançar uma redução no consumo de energia. Nesses casos, torna-se imprescindível o controle de erros. Isto pode ser feito através do uso d...através do uso de códigos detectores (e corretores) de erros, que são capazes de detectar (e corrigir) a informação corrompida através de redundância inserida nos dados. Nesse projeto, o objetivo é gerar um codificador baseado em paridade e um detector de erros que avisa qu...

    $86 (Avg Bid)
    $86 平均报价
    4 个竞标
    FPGA Packets Delay 已经结束 left

    The project consists in implementing a buffer delay on a 100G traffic done in an Xilinx Alveo FPGA

    $50 / hr (Avg Bid)
    $50 / hr 平均报价
    4 个竞标

    I need to design a Hilbert transform and test it in Matlab before implementing it on FPGA. I have never created a Hilbert transform with Matlab without the hilbert() function, and the function does not return coefficients. I can't find the documentation on how to do it. I need someone to help with it. The Matlab code must also use the filter on sample data and return complex values after the transform. You should provide the Matlab code used to create the filter and get the coefficients. I will pay $70 USD for the task.

    $89 (Avg Bid)
    $89 平均报价
    18 个竞标

    Hi Ahmed M., I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    $400 (Avg Bid)
    $400 平均报价
    1 个竞标
    Lattice FPGA project 已经结束 left

    Hello, I need a Lattice FPGA specialist to review my simple LCMX02 Lattice PLD design. I can not make it work, and some help is needed to understand why the PLD does not respond to the JTAG file. This is a very specific project, specifically for Lattice FPGA. I designed with other types of FPGA, and got stuck when I switched to Lattice family of parts. Thank you!

    $36 / hr (Avg Bid)
    $36 / hr 平均报价
    13 个竞标

    code for SPI master to send data to a GPU. project setup for the customer's terasic FPGA board. assignment. demonstration of contents via zoom meeting. I will try to complete the project before the specified end date.

    $200 (Avg Bid)
    $200 平均报价
    1 个竞标

    Hi Islam Muhammad S., I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    $30 / hr (Avg Bid)
    $30 / hr 平均报价
    1 个竞标

    Hi Islam Muhammad S., I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    $890 (Avg Bid)
    $890 平均报价
    1 个竞标

    Creating 2-chain Arbiter PUF on specific FPGA with 64-stages MUX for each chain. The output response PUF will be sent to external device, i.e. Arduino (microcontroller). On the other words, the output response PUF will be processed further on Arduino/microcontroller device

    $115 (Avg Bid)
    $115 平均报价
    6 个竞标

    It is required to generate arbitrary signals in FPGA for Real Time Controls using Servo Proportional Valve with Control signals of ( +/- 10 VDC ). The various types of other signal generation in FPGA besides Arbitrary signal can be Square, Sine, Triangular. Generation of white noise signal for Real time control is also required.

    $1164 (Avg Bid)
    $1164 平均报价
    8 个竞标

    Need help with code and set up for SPI protocol to send data from an FPGA to a GPU, explain code/software procedure and wiring. can forward technical specs for both devices to be used

    $148 (Avg Bid)
    $148 平均报价
    7 个竞标

    Hi Islam Muhammad S., I noticed your profile and would like to offer you my project.

    $890 (Avg Bid)
    $890 平均报价
    1 个竞标

    A complete color sorter Machine Firmware needs to be converted into Intel Quartus Project, The project contains IP Cores as well as softcore processor and the verilog coding part, All these to be integrated as a single bit file and to be implemented it on a Cyclone V FPGA Board.

    $2260 (Avg Bid)
    $2260 平均报价
    6 个竞标

    Hi. Attached a few spike from scope capture. Need at least 8 channels simultaniously. 1. how to get detect these with a precision of 1mV? 2. how to get the value in stm32? (worked with these a lot) (or do we need an fpga) Freq is 200hz at first. Looking to get to 1 khz in the near future. Duration of the spike is only 5 to 12 microseconds. What is the best way to do this precisely ? heard tons of ideas (peak-detect circuit, 20 msps adc, etc ) , but need real proven experience. !!! please apply only if done this succefully. In the opening bid propose direclty your solution. Biggest bids will be disqualified. Stop bidding the top of freelancers brackets. No B*****S approach. Will be paid only if it WORKS! Need STM32 code, parts id, and pcb design.

    $503 (Avg Bid)
    $503 平均报价
    15 个竞标

    LabView- Code for FPGA to read temperatures from MLX90614 Sensor using I2C Protocol and Compact-RIO Hardware.

    $60 (Avg Bid)
    $60 平均报价
    1 个竞标
    FPGA Programmer 1 已经结束 left

    The project requires an Embedded Programmer having experience in Driver Programming for FPGA cards, PCIe Interface and YOCTO as well as upbringing the Linux OS. Please DO NOT APPLY, if you DO NOT HAVE THE REQUIRED EXPERIENCE.

    $371 (Avg Bid)
    $371 平均报价
    7 个竞标
    Survey paper writer 已经结束 left

    I need a survey paper based on 3 articles at your choose from with publication date more recent then 2010. The articles has to be based on one topic from the following. Theme variants: A. Digital signal processor architectures (e.g .: DSP, ...recent then 2010. The articles has to be based on one topic from the following. Theme variants: A. Digital signal processor architectures (e.g .: DSP, VLIW, etc.) B. Micro-architectures optimized for digital signal processing (e.g., multi-port memory, SIMD register banks, multi-core, multi-threading, etc.) C. Accelerators for digital signal processing (rapid deployments / energy efficient with FPGA, GPU, etc.) The paper must be written in latex format. 4 pages, 3-4 figures (explained) and also some references from other articles.

    $116 (Avg Bid)
    $116 平均报价
    48 个竞标

    Implement the circuit design in the FPGA, and read input /write output to the file. Including timing analysis, power consumption and pin planner etc... Using Quartus prime

    $507 (Avg Bid)
    $507 平均报价
    16 个竞标
    FPGA Project 已经结束 left

    I need to do simple FPGA project on Boolean Board (Real Digital). For example Tic Tac Toe game. software should be Vivado and programming should be done in Verilog.

    $20 / hr (Avg Bid)
    $20 / hr 平均报价
    17 个竞标
    Verilog program to fpga 已经结束 left

    Program on vivado (verilog), morse code. Binary for "BASYS 3" fpga, simulation, files...etc More details via chat

    $43 (Avg Bid)
    $43 平均报价
    8 个竞标

    ...sent) and get quotes from them. I will provide an email you can use to email each vendor. I have also provided a link to the item. They can’t be any random emails. I need screenshots of the company’s website and the contact information for each company. Item: FPGA STRATIX 10 2912FBGA (1SX250HH2F55E2VG) Part Link: Hello, my name is Edwin Mendez. I am writing this email on behalf of my company. We are looking for a particular part. The part that we are searching for is the FPGA STRATIX 10 2912FBGA (1SX250HH2F55E2VG). We need three of these parts ASAP. It would be great if you can provide us with this particular part. We are ready for any deal regarding the price structure. We can also schedule a meeting for any further discussions.

    $33 (Avg Bid)
    $33 平均报价
    6 个竞标
    FPGA Developer 已经结束 left

    I have rich experience with FPGA I developed FPGA based IDS(Intrusion Detection System) I am strong at C, C++, Verilog and son on

    $550 (Avg Bid)
    $550 平均报价
    5 个竞标

    using Artix 7 implement Master UFS protocol design for the UFS Host device, Feel free to contact who's have experince on Stroage's(emmc, ufs, nand e.t.c) Skills required : Verilog , VHDL , C , C++

    $17025 (Avg Bid)
    $17025 平均报价
    12 个竞标

    We hire freelancers who have 1 to 3 hours of free time per day and need a better iPhone 7 or above that can perform and complete testing tasks well. Test system design. Areas of expertise include embedded system/FPGA development, hardware prototype stability and testing. We make the world a better place through innovation and collaboration. From the bottom of the ocean to outer space, you can contribute to the important work of a company whose values are made up of diversity, fairness and inclusion. We are committed to creating a warm, respectful and inclusive environment for all of our teammates and providing them with good career development opportunities. Find the future with us.

    $44 / hr (Avg Bid)
    $44 / hr 平均报价
    48 个竞标

    I am looking for embedded developer to help me on preparing linux image for FPGA and SOC chip . Have samples and you need to follow and prepare the image

    $127 (Avg Bid)
    $127 平均报价
    7 个竞标

    精选fpga社区文章